# svhier

Parse SystemVerilog files using the [slang](https://github.com/MikePopoloski/slang) elaborator
and output a module/instance hierarchy.

```{toctree}
:maxdepth: 2

usage
architecture
```